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In the mid to late sixties, Dr J\"eville Mapham worked extensively as an application engineer 
in the Semiconductor Products Department of the General Electric Company, where he specialized 
in inverters and tbe high-frequency operation of silicon controlled rectifiers , His success in the 
power electronics field produced three equivalent parallel output resonant converter 
configurations, the center-tapped supply, the bridge, and the I::cnter-tapped load , To further 
expand on Dr. Mapham's work, this thesis analyzes, simulates, and designs the center-
tapped supply and bridge topologies. Simulation of both configurations is conducted 
utilizing PSpice software. in addition, the center-lapped supply converter is constructed 
and studied in the Power Systems Laboratory. For design purposes, a specific listing of 
hardware components is given. Series connection through a transfonner of the Mapham 
bridge is investigated and implementation issues arc addressed, 
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A unique type of resonant converter was researched by Dr. Mapham in the late 
1960s. His converter combined the good fearure,~ of all afthe prior resonant circuits 
These features included reduction of SCR switching losses, absence of SCR misfiring, 
and increased sensitivity to reactive loads. In order to enhance dC4!o·ac converter 
capabili ty, Dr. Mapham aspired to analyze SCR converter circuits which operate from 
about I kHz up 10 the then present.day SCR capability of 30 kHz. [Ref I] 
B. RESEARCH OBJECTIVES 
The main purpose of the research is to identify the capabilities and lim itations of a 
parallel output resonant converter herein referred to as the Mapham converter. Must of 
loday' s Department of Defense (DoD) systems must be designed to be smaller, Jighter, 
less expensive, and more reliable_ Duc to its high-frequency switching (up to 30 kHz) 
and zero switching losses, the Mapham converter is capable of satisfy ing all of these 
objectives. Such converters w ill hopefully provide a new approach to reducing the 
weight, siu: and cost of many DoD systems (i .e. Ihe advanced launch vehicle thai w as 
proposed and is currently under construction by NASA.) 
rhc tasks considercd in this n:search effort include: 1) developing an analytical 
representation for the Mapham convcrt!:r, 2) implementing a digital r!:presentation of 
the Mapham convcrt!:r using PSpice computer simulations, 3) selecting and acquiring 
hardware componcnts from d!:sign specifications, 4) building a test bed in the Pmver 
Systems J ,aboratory, and 5) re~cngincering the cumputer simulation, if rcquir!:d, to 
better represcnt thc lab results. 
C. STRUCTURE 
fhis th!:sis consists ofsev!:n pans: Introduction, GCll!:ral Description Of TIle 
Mapham Convener, Component Selection, PSpice Simulation, Hardware 
Implementation, Series Connection Of Convener Through A Transfonner, and 
Conclusion. 
In the second ehapt!:r, "General Description Of The Mapham Convt:rter," the 
baekgrolUld and characteristics of the Mapham converter arc introduced. Also, a 
representative topology is analyzcd, emphasizing a discussion on current conduction, 
gating pulscs, and the resonant ftequcncy. 
The "Component Sclcction" chapter contains an explanation of how the circuit 
dt:ments L, C, and R arc determined. A complet!: picturt: is giv!:n for the design 
procedurc, including thc spccifications for thc silicon controlled rectifier (SCR), the 
diode, and all other general specifications. Utili7ation ofthe term SCR and thyristur is 
interchangeabLe. 
Tn the "PSpicc Simulation" chapter a thorough overview of the PSpice software 
is provided. Its set-up, version used, along with the capabilit ies and limitations of each 
version, are discussed. The results of the simulation of the Mapham converter at 
various frequencies are reviewed fully. 
rhe "Hardware lmplementalion" chapter includes a description of the actual 
eomponcnls uscd in the Power Systems Laboratory. The part description and 
specifications for each component is prodded, along with the implementation issues 
discovered when conducting the research. 
In the "Series-Connected Mapham Converter Through A Translormer" chapter, 
the circuit topology and its operation are discussed. In addition, results from PSpiec 
simulation, network studies and future n:scarch arc addressed 
In the concluding chapter, the ohjectives are eont.ra:Jted with the successes and 
failures of the research endeavor. Extensions oflhis research and funlI"C topics are also 
discussed. 

II. GENERAL DESCRIPTION OF TilE MAPHAM CONVERTER 
A. INTRODUCTION 
In Ihis chapter, the background of resonant evnverters and, more specifically, the 
characteristics of the Mapham converter are reviewed in detail. In addi tion, the enlire 
Mapham converter circui t is scrutinized, anal yzing the current conduction, the gating 
pulses, and of premium importance. the resonant frequency_ The series connection of 
two resonant converters is discussed in a sub~equent chapter 
8. BACKGROUND OF RESONANT CONVERTERS 
Dr Mapham conducted the majority of his research on the Mapham parallel output 
resonant converter in the latc 1960s which is concurrent with the time when the term 
power e/eclronk's was coined. Switching power converters were investigated and 
applied, however. long: before the discovery and developm ent of semiconductors 
Switching power converters were first analyzed in the early 1920s, and in the late 
1960s, researchers like Dr, Mapham began making significant progress in the field of 
power conversion, with key improvements in the area of resonant conveners 
Prior to the introduction of resonant converters, pulse width modulation (PWM) was 
the primary means of phase andlor frequency power conversion. The purpose of P\VM 
is to control both the output voltage amplitude and, in some cases, the size of t)ne or 
more of the output's harmonic C{)mponents , Variation orthe pul~e, widlh and 
frequeucy, will, in turn, vary the amplitude and smoothness of the output wavefonn. 
-\lthough practical and useful, pulse width modulation has some significant drawbacks 
The most significant is high switching losses. At high frequencies, switching losses 
reduce the efficiency to unacl:eptablc levels. With r<!Sonant converters, the attendant 
switching losses are very low at very high frequencies 
Resonant power conversion technology offers many other advantages in comparison 
with the P\Vivf alternative. Among them are low dectromagnetic interference, small 
volume and weight of components due to the high operating frequency, high efficiency, 
and low reverse-recovery losses in diodes because of low dild/ at turn-off. [Ref. 2J The 
SCR is the key element of the resonant converter, The SCR is gated on with a 
minimum gate current and it remains on until the anode-w-cathode current falls below 
the holding current. With the SCR, switching frequencies in the upper kilohertz are 
being wntemplated to reduce the size and the weight of transformers and filter 
components and, hence, to reduce the cost as well as thc size and the weight of power 
electronic converters 
C. .MAPllAM CONVERTER CIRCUIT 
For the purposes of this thesis, the center-tapped supply configuration and the 
bridge configuration oflhe Mapham converter are analyzed and simulated. Figure 2.1 
shows the center-tapped configuration in its most elementary form, The operation of 
the circuit is as follows: When SCR I is triggered, current flows from the supply El 
charging up the capacitor C to a voltage approaching 2EI As a rcsult of the L-C 
resonant tank, the current then reverses and flows back to the supply viadiodc 01 and C 
discharges. During the reverse current fl ow. tum-offtimc is presented to SCRI. SCR2 
is triggered next and a similar cycle occurs in the lower half of thc circuit with a 
negative-going vol tage appearing across C. SCRI is now triggered again and so the 
cycle repeats. The frequcncy of the output voltage waveform is thus scI by the 
switching pulses applied to the SCRs. The values of L and C arc selectcd so that the 
resonant frequcncy is higher than the output frequency . 
The SCRs are triggered by applying a current to thc gatc of the thyris tor. TIlls 
current may be created by a pulse generator in series with a resistor. The required width 
of the pulse depends on the output frequcncy specified by the circuit designer. The 
resonant frequency (f,) is determined by the following equation: 
I. '" f:r; (2 .1) 
O. CBARACfERlSTlCS OF T HE MAPBAM CONVERTER 
The Mapham convener is a parallel output resonant-switch dc-to-a\; converter. The 
output voltage and waveform is affected by changes in the triggering frequency (L,), the 
switch from an inductive to capacitive load, and changes in the ratio of f,lfo and L2"L, 
which are defined in Chapter III. However. the output voltage, output waveform, and 
peak SCR voltage remains relatively unaffected by changes in the load resistance. 
Figure 2.2 and Figure 2.3 show the circuit waveforms under no·load and fu ll- load 
conditiolls, respectivdy. Close review shows a virtually unchanged voltage output, an 
advantageous characteristic of the Mapham and resonant converters, in general 
Under capacitive load situations, the current through the resonant inductor leads the 
fundamental component of the voltage. Operation in this range is not recommended 
because the diodes turn otT at high dildt, necessitating large rcverse-recovery current 
spikcs . [Ref. 3] Figure 2.4 shows the effect ofa heavy capacitive load on the circuit 
wavefonn. Note the broadening of the current pulses and the increase in output voltage. 
When the inductor current lags behind thc fundamenli\l component of the voltage, the 
diodes tum off at low dildf and do not generate reverse-recovery current spikes. Figure 
2.5 shows the dIect of a heavy inductive load with an opposite trend. Neither leading 
nor lagging power factor loads experience any serious adverse eficcts powered by this 
circuit. 
Figure 2.6 illustrates the effect of varying the triggering frequency (fo) on the output 
voltage wavefonn while keeping the resonant frequency of the L-C circuit constant. 
Note that distortion of the output wavefoml is minimized at a ratio off/fo = 1.35. 
E. MAPHAM BRIDGE CONFIGURATION 
The bridge configuration of the Mapham converter is shown in Figure 2,7. The 
operation of the circuit is as follows: SCRI and SCR4 are triggercd simultaneously and 
current flows through the pair charging up thc capacitor C. The current then reverses 
direction and rchuns to the supply through the flyback diodes, 01 and 04, thus 
discharging the capacitor. By having the current resonate back through the diode, 
adequate tum-oITtime is presented to SCRI and SCR4 thyristor pair. \\'hilc the current 
is returning through the fl ybaek diodes, Dl and 04, SCR2 and SCR3 are gated on. This 
action accelerates the decay of the SCRI and SCR4 current ar:d initiates the charging of 
the capacitor C in the reverse direction. TIle current through SCR2 and SCR3 will 
eventually reverse, turning oITthe S<':Rl and SCR4 and discharging C. The return 
current flows through the Oyba!,;k diodes, 02 and 03 . SCRI and SCR4 are gated on 
during this return flow and the cycle repeats. Ideally then, the bridge converter operates 
without switching losses by sv,1tching the thyristors on zero current crossings. [Ref. 4] 
In comparison with the center-tapped supply, the Mapham bridge configurdtion 
has higher output power, while the freque nc}' range and the efficiency is relatively 
unaffected. The inereruie in output power is attributed to the increased value of the 
source and the longer period of SCR current conduction. The significant drawback to 
this circuit is the additional weight and cost of the components. The advantage is that a 
center-tapped supply is not required. 
F. CONCLUSION 
At this point, some of lhe advantages and disadvantages of the Mapham 
converter have been identified. Advantages incl ude near-zero switching losses, 
insensitivity to changes in the resistive load, and the output frequency is limited only by 
the switching speed afthe available SCRs. Disadvantages include a slight scnsitivity to 
capacitive/inductive loads and the nced to series-tie the converters to achieve voltage 
control The next step is to clarify how the converter is analyzed and designed for both 
control. The next step is to clarify how the convertel is analyzed and designed for both 
laboratory testing and PSpice simulation. It is noted that, to date, there is tremendous 
room for continued research by power system engim'ers into series connecting the 
Mapham bridge configuration in order to dynamically control the output voltage. 
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Figure 2. 1 Elementary Fonn Of Center-Tapped Supply Mapham Converter [Ref \] 
II 
Figure 2.3 Circuit at full-load 
[Rcl' 11 
Figure 2.5 Cin;uit at full-load (inductive) 
[Ref. \] 
Top Trac~: SCR and diode current (I, and Id) 
Middle Trace Capacitor and Output Vo ltage (Ve) 
Bottom Trace: SCR voltage (Vc) 
J2 
Figure 2.6 Output voltage waveforms for different ratios of resonant to triggering 




Figure 2.7 Mapham Bridge Configuration 
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III. COMPONENT SELECTION 
A . LIIITROI)UCTJON 
In this chapter, the circuit analys is, circuit configuration, and design specifications 
of the parallel output resonant converter are discussed. In addition, the wmplete design 
procedure is detailed step by step Included in this design description is the criterion for 
selecting the SCR and diode, which are the key components in a 1'{apham converter 
c ircuit 
B. GENERAL SPECIFICATIONS 
In identifying the general specifications for determ ini ng the parameters, resonant 
frequency, and operation of the Mapham resonant converter, a thorough discussion of 
the circuit analysis and design specifications is detailed below_ [Ref. I, p. 177-179] 
CTRCUlT ANA LYSIS 
The analysis of tbe Mapllam circuit, both the center-tapped supply and the bridge 
configuration, is hased on the following assumptions 
1 That capacitors and inductors are purc and lossless (no series resistance); 
2 That SCR's and diodes tum on in;;tantaneously, have zero voltage drop and 
that there is no flow of reverse recovery current; and 
3 That the power supply has zero impedance at all frequencics 
The circuit, F igure 3.1, was analyzed by numerically solving the following fOUl 
differential equations 
IS 




dV L -b-IJ- V1 R (3.3) 
d, C 
V = L2~ (3 4) 
where E is the de source voltage, I I is the current through the upper L inductor, 12 is the 
current through the lower L inductor, 13 is the current through the load inductance L2, 
ami V is the voltage across the output. 
The opening and closing of the switches representing the SCR's and diodes \vere 
controlled by zero-current crossings. Each cusc was I;.':xamined for as many eycles as 
\\~dS neecssary to make the difference between succeeding peak positive and negative 
voltages (V) less than 0.\% (ti ll steady-state was uchieved). The solution is presented 
as a set of variabl es converted to nonnal ized or dimensionless tom hy · 
1 relating the load resistance R to the cireuit impedance ...fLIC, 
2. relating all VOltHgCS to the supply voltage E, 
3 relating all currents to the supply voltage divided by the circuit impedance 
E I JL/C, 
relating all times to the half periuel of the L-e circuit, n JLC , 
relating the resonunt frequency ofthe t-e circuit (fr) to the output frequency 
or lriggcring frequency of one SCR (fo), 
6 relating the inductor 1-:2 to L 
16 
The use of the normalized parameters enables the des ign data to be presented as 
a set of universally applicable tables with three variables: R / JL i C, fifo. and L2/L 
The Mapham Converter Design Data table is given in Appendix A 
The following definitions are applicabl e wben using the table 
Is Peak steady-state SCR current 
ID Peak steady-state diode current 
loc Average steady-state supply current 
Vc Peak steady-state capacitor and load voltage 
Venn, RMS steady-state, capacitor and load voltage 
Vs Worst-case peak SCR forv.'ard and diode reverse 
voltage at the given value of R / .JLTC 
Is Pulse width of stcady-state SCR current 
tD Pulse width of steady-state diode current and steady-state 
tum-off time as seen by SCR 
1",., Worst-case tum-off time presented to the SCR 
DESIGN SPECIFICATIONS 
In designing power converters and inverters, the designer must al ready have 
requisite knowledge concerning: 
I The desired output power (Po); 
The desired output frequency (fo); 
3 The desired output waveform; 
4 Load characteristics including start ing loads, phase angle, duty cycle, and 
desired regulation; 
5 The voltage (E) of the power supply to be processed and the desired output 
voltage 
Although outside the scope of this thesis, the following checklist of the 
information needed to complete the design of power processing equipment is fo und 
useful 
6. Supply voltage variations; 
7. Power supply voltage transienlS~ 
17 
8 Power supply short-circuit current (in order to design the protective 
circuitJy); 
9 Frequency stahility; 
10 The desired efliciency; 
II The need if any to make the inverter current limiting; 
12 Radio frequency interference requirements; 
13 Cooling fluid type and maximum and minimum temperatures: 
14 Maximum weight of equipment; 
15 Maximum size; 
16 Any special environmental requirements; 
17 Quantities; 
18 Cost objectives 
C. DESIGN PROCEDURE 
The design of the Mapham converter for thc specifications listed above is 
accomplished in the following ten steps 
1 Choo~e f,lfo: Fib'llre 2_6 ~hows resistive-load waveforms for five values of 
f,lfo; select the desired resonant frequency bearing in mind that the lower 
values off,/fo give shorter nlrn-otftimes and highcr device voltages 
2 Choose LJL: As most practical applications ofthig type of circuit need an 
output transformer either for isolation or voltage transformation, this analysis 
assumes an inductance (L2), simulating the primary inductance of a 
transformer, across U.le load. Low relative values of L2 drasticall y shorten 
the SC~ turn off time during starting hut otherwise do not have a very 
significant effect on the operation of the circuit The case of an L2/L ratio of 
20 is provided in Appendix A 
3 Choose full-load R 1.fL/C Low values of full -load R I -./LTC will 
economize in circulati ng current and hence in the cost of semiconductors, 
capacitors and inductors, but at tht: expt:nst of SCR turn-off time, load 
regulation perfonnance and overall efficiency . A reasonable compromise is 
achieved by maki ng the full-lo ad value of R ,I -JL!C between '3 and 5 
4 Find luc: As the power output, Po, and supply voltage, E, are given, the 
average current from the supply, loc, can be found by assuming, as Dr 
Mapham [Ref. I] did, that the overall efficiency, ( TJ ), of the inverter wilL be 
90%. This value can be rnodined if component values and costs indicate that 
a rerun is needed 
(3 .5) 
Care must be taken to choose the right value of loc and E for the circuit 
configuration used. Failure to do so will result in drunagc to components 
because of excessive current flow 
5 Find .JLIC · Having chosen f,lt;" llfL and R .I ../LTC, the value of 
loc JL7C ! E may be read off from the table in 
Appendix: A As loe and E are knO\vn, -.ILIC can be found 
6 Voltage and current relations: Knowing ... /L/C and E, the following can be 
found by multiplying the table values of current and voltage ratios by 
E / fL7C and E. respectively Is, IQ, Vc, and VCr".., 
19 
7 Find ;r;,,/1;; Kno" .... ing the desired output frequency, fo, the half period of 
the L-C circuit may he found from 
;r;Le ~ (2~~~J ~s (~j.H, ~(F and Hz units) (3,6) 
8 Time relations: As rt -JJ:C is known, find ts, tD and 1.",,,, by multiplying the 
table value in Appendix A by;r;fLC 
9 RI:-.~Onallt frequenq: \Vith Of~ ~clected in ~tep I and i~ given, the resonant 
frequency is calculated from 
10 Component values Knowing,,)l / C and f" R, L L, and C may he found 
D. CllOOSL'IIG TIlE SCR AND DIODE 
The SCR and diode art': ~pe(.:ified as follows 
Issues that !\lust be wnsidered in (.:hoosing the SCR in(.:lude 
I The peak forward voltage = V ~ 
2 The peak cunent - Is 
3 The repetition rate of the current pulse = fo 
4 The pulse width of the cmrem - t~ 





The only parameter which i~ unbJown is the rate of change of the anode-to-
cathode voltage (d vld!). The m'ld! depends on the valuc of the series R-C snubber 
circuit in parallel wi th the SCR which damps out the ringing due to circuit inductance 
The inductor should have as linle distributed capacitance as possible in order to keep 
the losses in the damping R-C circuit low 
Issue.~ that must be considered in choosing the diode include 
I The peak reverse voltage = Vs = peak forward SCR voltage 
2 The pulse width of current = tD 
3 The repeti tion rate Df the current pulse = fo 
As evidenced from a review of Figures 2.5 and 2.6. current peaks are greater 
under lightly loaded runditions. Therefore, the diode current is highest when the circu it 
is lightly loaded, and hence the diode current 10 should be calculatcd using the highest 
value of R ! JLTC liable to be encountered in practice 
E. LABORATORY DES1GN OF MAPRAM CONVERT E:H. 
The design process for the center.tapped supply Mapham configuration built in tbe 
Power Systems Laboratory is provided below 
I Choose f,lfo For minimal distortion, the researcher se lected Ufo to equaJ 
1.35. An output frequency, fo, of 60 Hz was selected because the thyristor 
circuitry in the laboratory was designed for operation in the 50-60 HeItz 
frequency range. Further explanation is provided in Chapter V 
2\ 
2 Choose LJL: The researcher selected L;./L to equal 20, This parameter was 
selected because it best corresponded with the turn-off time of the thyristors 
used in the laboratory 
J Choose R ! ..JL!C: The researcher selected R ! ../LTC to equal 5 
4 Find Ioc: With a selected Po of 250 Watts , an input voltage £ = 75 Volts, 
and an assumed efficiency of 90% 
IDC = 250 Watts = 1.85Ampsaveragl;! 
(O.9X I50 V) 
5 Find JLIC With f, I fo' L2 ! Land R / ..JL/C chosen, the Table 2 of 
Appendix A reads that../LTC i E is 0] 29 
6 Voltage and current relations 
Is = Il.!Hl Amperes (peak) 
ID = 5.65 Amperes (peak) 
Vc = 160,5 Volts (peak) 
Vorm, = 113 VoJts(peak) 
7. find 11: JlE: Knowing the desired output frequency, fo, the half period of 
the L-C circuit may be found from 
11:LC = (1.3 5X~~:UX2) = (irI2.R~ 
22 
8 Time relations 
Is = 6. 17 ms 
tD = 4 .136 ms 
t""n = 2.1 6 ms 
9 Resonant frequency 
fr = ( US )(60Hz) = 81 Hz 
10 Component values Knowing -J L !C and f, 
R = 464 n 
L = 6. 63 mH 
C =544 J.!F 
RESln.TS OF LABORATORY DESIGN 
From the design parameters specified and detailed above, the center-tapped 
supply Mapham converter was constructed and te~tcd in the Power Systems Laboratory 
and the follow ing theoretical versus actual data was tabulated in Table 3. 1. The 
parameters, f~, fro R, L, and C, theoretical values were obtained from design and the 
actual values were obtained from oscilloscope, inductance meter, and lahoratory 
measurements 
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Center-Tanped Supply Mapham Convener Laboratory Data 
Parameter Theoretical Values Experimental Values 
'0 ('0 Hz 60 Hz 
81 Hz R6.5 Hz 
i R 46.4D. 45.15D 
I L fiG3 mB 6.75 mH 
L, 1.32.6 mH 127.5 mil 
I C 
544 I-lF 570 I-lF 
TabieTI 
F. CONCLUSION 
The center-tapped supply Mapham configuration design procedure, includ ing 
specifics for the key clements, the SCR and diode, has been detailed. Table 3.1 shows 
the differences hetween the theoretical design and the actual values used in the 
laboratory. Tn the next chapter, a detailed look at the PSpice simu lation process is 
provided. A comparative breakdown of the differences bet\lleen PSpice and laboratory 
testing is given, as well 
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Figure 3. 1 Center-Tapped Circuit Information For Computer Simulation [Ref. 11 
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IV. PSPICE SIMULATION 
A. INTRODUCTION 
An important supplement to the laboratory analysis oflhe Mapham converter is 
an accurate PSpice simulation. In Ihis chapter, an overview of the PSpice software, its 
various capabilities and limitations. the gate drives, and other key information are 
delineated. 
B. OVERVI EW O F PSPICE 
SPICE. ftom the University ofCal ifomiu. at Berkeley, is the dejacto world 
standard for analog circuit simulation. PSpice, from MicroSim Corporation, is one of 
the many commercial derivatives ofU.C. Berkeley SPICE. PSpice was the lirst SPICE· 
derived circuit simulator available on the IBM personal computer, and was later 
introduced on the SUN network. PSpicc is seven years old. with over 14.000 
professional copies in usc. 
PSpice allows the designer to simulate an electrical circuit design before the 
circuit is built, which, in tum, allows the designer to decide if changes are necessary, 
without building the hardware. PSpice also helps to check the design after it is 
complete<!. This lets the designer decide if the cin: uit will work correctly outside the 
laboratory environment. In short, PSpice is a simulated "lab bench" 011 which test 
circuits and measurements arc made. However, PSpice wi ll not design the circuit. 
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The practical way to check an electrical circuit design is to build it. However, 
by the early 19708, the comJX:ments that were contained on an integrated circuit had 
become much smaller than individual discrete components. Physical effects that were 
negligible for normal circuits, SllCh as a stereo amplifier, became important for these 
microcircuits So the circuits could not he assembled from components in the lab and 
give the correct test results; the circuit had to be either (i) physically built, which 
expensive and time consuming, or (ii) carefully simulated using a computer program 
This is why the acronym SPICE stands for §.imulatioll J~rogram with Integrated !;;ircuit 
Empha~is . [Ref 5] 
In the case of the center-tapped supply configuration, Figure 3.1, the evaluation 
6.2 version of l'spicc was utilized and the simulation results appeared as expected 
Only slight modifications were required for effective simulation. These modifications 
are discussed in detail in Chapter V. The evaluation 6.2 version, however, was l imited 
in node capacity (64 to he exact), and as a result of this limitation, the professional 5.3 
version was utilized to simulate the bridge configuration 
The evaluation 6.2 version and the professional 5.3 version are very similar in 
operational architecture. To better understand PSpice's architecture, a discussion of the 
circuit file set, the model library, the simulation output file, the probe data fil e, the 
probe, and tile simulation setup are reviewed. Figure 4.1 illustrates a general block 
diagram of PSpicc operational architeGture 
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ClRCU1T FILE SET 
Initially, the designer must build the circuit us ing the ~chematic capture 
capability of the software. After the circuit has been constructed and saved with a 
filename, "thc simulator must be supplied with a lie/list description of the circuit to be 
simulated. Figure 4.2 provides an example of a nellist and simulat ion setup within a 
circuit file. In addition, the simulator must be supplied with the simulatioll directives 
specifying which analyse.~ are to be performed arid stating any relevant si mulation 
controls This information is provided in the circuit file set, w hich is thc primary 
source of input to the simulator 
The circuit fil e set is made up of the foll owing files: 
• The primary circlIitfile (<schema/ic name>.cir) containing analysis 
commands, simulation control commands, and references to the netlist, alias, 
model, and other files requi red by the circuit to be simulated 
• The nefli.\·/ji/e «schematic name>.nct) which describes the components and 
connections of the cir!..llit in standard netlist format 
• The a/iasfi/c «schematic name>als) \vhich provides a mapping between the 
Schematics part and pin narm::s and the s.imulator device and node names 
The generation of the circuit file set is automatic through tile Schematics 
interface using the Analysis/Create Netlis! command. (Ref 6, p. 14] 
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THE MODEL LIDRARY 
Every MicroSim product installation is shipped with a Mudd Library containi ng 
the electrical definition of an extensive array of common analog and digital devices 
Each defini tion corresponds to a part symbol in the Symhol Library, and in most cases, 
a package definition in the Package Library. These device definitions exist in t\vo 
forms: device models and subcircuits. Device models provide a means for describing a 
primitive part by a set of behavioral parameters. Subcircuils are functional groupings 
of components to which element~ in external circuits can be connected 
The Model Library is comprised of a collection of individual model files 
Taken together, the device definitions contained in these files are suffIcient for most 
design requirements. However, since model files are not encrypted, and since the 
device definjtions in these fi les usc standard simulator command syntax, specialized 
models and subcircuits may be defined This feature in PSpice was essential for the 
Mapham convcrtcr circuit For accurate simulation, the thyristor provided in the Model 
Library was renamed and a modified new model created. [Ref. 6, p. 14-15] 
STh-fULATION OUTPUT FILE 
The simulation output file is an ASCII text file containing lists and tables which 
describe the input circuit, the analysis directives, and the n::sults of the specified 
simu lations; in essence, an audit trai l of simulation events and results. Siw ulation 
output file content is dirccted by the kinds of analy~is run, and options enabled in the 
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Anal ysis/Setup/Options display_ Any warning or error messages encountered during 
read-in or s imulat ion are al~o stored in this tile. [Ref. 6, p. 161 
PROBE OAT A FlLE 
The probe data file contains simulation results to be viewed and manipulated 
interactively with the graphical waveform analyzer program, Prone As the sim ulation 
proceeds, the simulator, hy defaul t, updates the Probe data file with all of the simulation 
results. To anal yze fc<;u lts , the simulator can be instructed to save a subset of results by 
placing markers in the schematic at the nets, pins, and devices. [Ref 6, p_ 17J 
PROBE 
Probe reads the data stored in the Probe data file and displays waveforms 
reflecting circuit response at the marked nets, pins, and devices in the schematic (via 
the Markers Menu in the Schematic Ed itor), or for output variables specified in Probe 
(via Trace/Add in Probe), Besides the benefit of analyzing data visually on the screen, 
the resul ts can be further manipula ted through expressions and search functions 
Families of curves can be displayed on a single plot. In addition, Probe's messaging 
feature helps to pinpoint design errors; detailed message text can be displayed along 
with the corresponding waveforms 
Analyzing data in Probe can assist ill determining the validity ufthe design. 
Both the schematic and simulation setup parameters can be refined based upon earlier 
results, thus creating an iterative pfOce~s for running simulations and Probe analyses 
[Ref 6, P 17] 
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SfMULATION SETUP 
To run a simulation from Schematics, a number of steps must be completed 
These arc 
• place and connect part symbols representing the circuit to be simulated 
• set operational characteristics of the part instances by setting associated 
attributes, eg , resistor value 
• enab le and specify one or more analyses 
• fine tune simulation operation by enabling/specifying control options, if 
necessary 
• fine tunc output by enabling/specifying control options, if necessary 
C, MAPRAM IMPLEMENTATION USING PSPTCE 
Certain key features were utilized for implementing the Mapbam converter in 
rSpice. In particular, the thyristors were gated with a 20 Volt pulse in series with a 2 
ohm resistor. These values were obtained via trial and error, The diodes selected were 
IN388Js which, by far, met the peak reverse voltage requirement The gate pulses, DC 
sources, resistor, capacitor, and inductors were simply selected from the Get A New 
Pa rt column of tbe Schematic Edilor 
D. PSPTCE SL\1ULATlON EXAMPLE 
From the design provided in Section 3.5, the center-tapped source Mapham 
converter circuit was constructed and simulated using the PSpice 6.2 evahmtion 
Figure 4,3 and Figure 4.4 show the circuit and its simulated output The 
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simulation shows the inductor current and the ac output voltage. A comparison of the 
results in Figure 4,5 shows little difference hetween PSpice simulation data and 
laboratory data, identify ing Pspice as an excellent simula tion tool for the Mapham 
converter. With the accuracy in simulation o f the center-tapped source at 60 Hz, 
additional simulations were conducted at 120 and 240 Hz, Tbe results arc shown in 
F igure 46 and Figure 4,7, In addition, Figure 4.8 and Figure 4, 9 show the PSpice 
construction and simulation of tile Mapham bridge configuration at 20 kHz. Parameter 
values are specified in Table 4. 1 and were obtained using the same procedure for the 
center-tapped supply 
Mapham Bridge Configuration Parameters 
R - 12,50: L - 30)lH C - 4,7),IF fo - 20 kHz 
Table 4. 1 
F. CONCLUSION 
PSpice is very useful for computer simulation of the ~-1apham converter 
Construction of both the center-tapped supply and the bridge configurations were 
accurately simulated using PSpice For hath configurations, various frequencies and 
load resistances were evaluated, exhibit ing PSpice 's exccllent simulation capability at a 
w ide range offrequeocies and load resistances 
33 
G 
Figure 4.1 General Block Diagram ofPSpice Operational Architecture [Ref. 5] 
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Figure 4 .2 Netlist And Simu lation Setup Within A Circuit File [Ref 5J 
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Figure 4 ,3 -- am Convel1er Constructed in PSpice Center-Tapped Supply Maph 
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Figure 4.4 Inductor Current and Output Voltage of Center-Tapped Supply at GO Hz 
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Figure 4.5 Output Waveforms ofCenter-Tappc.d Supply in the Laboratory at 60 Hz 
Figure 4.6 
.. ".~' ~ ~,.. "~ ''' . d Suppl", 120 Hz 
rCenter-Tappe Inductor Current and Output Voltage 0 
(R "" 46.40) 
Figure 4.7 lndu(;tor Current and Output Voltage of Center-Tapped Supply at 240 Hz 
(R=464Q) 
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Figure 4. 8 Mapham Bridge Converter Constructed in PSpice 
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Figure 4_9 PSpice Simulation Result of Mapham Bridge Converter 
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v. HARDWARE IMPLEMENT A nON 
A. INTRODUCfLON 
In this chapter, a detai led part description and speci fi cations for all components 
are given. Specifically, thc thyristors, diodes, inductances, resistors, capacitors, source, 
pulsc generators , and other components are described , Also, implementation issues 
rrom both the laboratory testing and PSpice simulation arc addressed. The chapter then 
concludes with test studies orlhe center-tapped supply Mapham converter constructed 
in the Power Systems Laboratory. Variat ions in the load resistance, capacitance, and 
inductance are evaluated. In addition, di fferences in thc reslll is obtained with PSpicc 
and in thc laboratory are discussed. 
B. COMPO NENT SELECTION 
In the Power Systems Laboratory, thc following components were requi red for 
the Mupham converter hardware design-
VARIA BI F ACff)C r O WFE SlJPPI Y 
"The variab Le aeldc power supply was manufactured by Westcode, model no. 
Pl 02-PC. Internal to the supply is the ti ring circuitry for the thyristor, the thyristor 
itself, and the snubher circui t. The 24 Volt de voltage is provid!;.":d by the Six Channel 
Pulse Ampl ifi er, described later, for tum-on of the thyristors. FigUf!;'": 5. 1 provides a 
detailed description of th.e th.yristor and the sTluhber component values. The power 
supply has a 50 Amp, 240 Volt capacity. The thyristors arc N-typ!;.": for application al 50 
to 60 Hertz, and they have a 75 Amp, 1200 Volt capa-=ity. From design, the anticipated 
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peak current through the thyristors was 11.88 Amps The al:tua1 measured current 
reading was 11.32 Amps 
The diodes were manufactured by B.B.S., part no. P080PHI 2-FHO. They have 
a 35 Amp and 1600 Volt peak reverse voltage capacity. Their placement in the center-
tapped supply circui t Is given in Figure 2. L From desigu, the expected peak diode 
current was 5.65 Amps . The actual measured current was 5.66 Amps 
rNDUCTA1~CES 
The inductors were manufactured by Arnold Engineering, part no. A254 168-Z-
OR They have a maximum capacity of 42.5 mH and 10 Amp rms. Also, they are 
provided with incremental taps from 5 to 100 percent of maximum value. The 
tolerance rating is ± 10%. Tn the laboratory at 75 Volts, the maximum current reached 
was 7.56 Amps nus. At 60 Hz, six inductor modules werc used, weighing between 25 
to 30 pounds eal:h. In comparison, at I kHz, ouly one module is required, showing the 
significant weight reduction at higher frequencies 
The resistors were manufactured by Cromalox, part no. Of 1901 Tbey have a 1 
kW, 230 Volt capacity. The module is adjustable with a range varying from 23.2 f.!, for 
full -load, to 119 f.!, at light-load 
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The capacitors were manufactured by General Electric with a voltage rating and 
current rating of 440 Volts nns and 20 Amps nus, respectively. In the laboratory, the 
maximum capacitor rms voltage obtained was 151.5 Volts \vhich is withi!} 7% of the 
anticipated value. To implement the laboratory design, an assortment of capacitors 
were employed. In particular, capacrtor values of").if 25 ~lF, 70 W, and 100 ).iF were 
utilized to realize the 570 J.LH capacitor 
To obtain the tv,'o equal de sources needed for the center-tapped supply Mapham 
convener, a unique construct ion, identified in Figure 5.2, was requin:d, The Vanacs 
were manufactured by Powerstat. They provide a range ofvo[tages from 0 to 280 Vohs 
(RMS), and they have a power limitation of 15 kV A. He N-92l\1D isolation 
transformer is manufactured by MagneTek and it is needed to prevent a short eircuil 
between the two sources The transformer i~ designed to operate in the 50/60 Hz range 
with a 1 kW capacity 
PULSE GENERA TORS 
The pulse fun ction generators operate up to 20 l\1Hz and arc manufactured hy 
WaveTck, model no. 145. The pulse generators arc synchronized manual ly with a non~ 
overlapping duty cycle. An overlapping duty cycle turns on both SCR~ simultaneously, 
resulting in a fault condition 
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LOGIC POWER SUPPLY I SIX CHANNEL PULSE AMPLIFIER 
rhe logic power supply, pan no. L IOIPS, and the six channel pul~e amplifier, 
part no. L 100AM, are both manufactured by lnvcrpower Electronics. The logic power 
supply provides a 12 Volt peak-to-peak pulse to the amplifier, The amplifier is 
designed to magnify the pulse to 24 Volts peak-lo-p~ak which is required for firing the 
center-tapped supply thyristors 
VOLTAGE ISOLATORS 
The voltage isolators were manufactured by lnverpower Electronjcs, L l02VI 
They serve to isolate a voltage so that it can be viewed on the osciUoscope, without 
causing a ground loop fault 
OSCILLOSCOPE 
The oscillo~cope used in the laboratory was the Tektronix 2212, 60 MHz Digital 
Oscilloscope It is used to view voltage and current values at various locations in the 
ClJRRENT PROBE At\1PLlFIER 
The Tektronix AM50JA current probe amplifier was used to amplify or reduce 
the magnitude of current values The amplifier has settings from 0.5 to 5,0 AmpslDiv 
PRINTER 
The printer used was the BJ-300 Canon bubble jet printer 
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C. IMPLEMt:NTATlON ISSUES 
As research of the Mapham converter progressed, several implementation issues 
in both the laboratory and PSpice computer simulation were identified These issues 
are detailed below 
LABORATORY IS Sl !ES 
Before going into the lab, the Mapham converter was successfully simulated in 
PSpice at 20 kHz, which is the freq Ul': flcy reported in Dr. Mapbarn's paper. Upon 
considering laboratory im plementation, the initial intent was to test the Mapham 
converter at 20 kHz. Unfortunatel y, this frequency was foun d to be impractical fo r two 
reasons: t ) the upper limit fOf pu lse synchronization is 5 kHz and 2) the thyristors in 
the laboratory arc designed to operate at 50/60 Hz. All efforts to synchronize the pulse 
generators available in the laboratory above 5 kHz were unsuccessfuL Higher speed 
thyristors can be used for frequenci es above 60 tV, ilUI wnstruction ofthc fLfing 
circuitry with magnetic isolation is required. Also, snubber design for the thyristors 
must be considered. Thesc implementation issues significantly effected laboratory 
testing, and as a resul t, the high-frequency advaIltages of the resonant wnverter, 
including smaller components, were not made apparent in tbe hardware realization 
PSPICE ISSIJES 
The l'Spice implementation issues are much more diversified The initial 
attempts at simulation or the Mapham converter were unsuccessful. All attempts 
retumed "transient analysis error' messages. MicroSim PSpice expert, Brian Hirasuna, 
47 
wa~ contacted and a visit to frvine, CA was made to address the problem. It was 
determined from trial and error that several modifications would be necessary for the 
circuit to simulate properly. For testing at all frcquencies, the modifications include· 
• the holding current for the SCR had to be set to I Ampere 
• in the Options windows, the Absolute Tolerance (ABSTOL), Iteration Limit 
(ITL4), and the Relative Accuracy For Voltages And Currents (REL TOL) 
settings had to be adjusted from their respective default values of 1 pA, 10 
iterations pt:r simulation, and 0.1% tolerance to I ~IA, 40 iterations per 
sim ulation, and 1% tolerance 
• the gate drivcs required a much higher current in PSpi(;e than what is required 
In practIce 
Ea(;h modification was rathcr signiflcant. Without the cbange in the holding 
current, the SCRs would not have sensed a low enough holding current, preventing the 
SCR from properly turning on and turning off The ABSTOL , ITL4, and REL TOL 
were all increased to C(Impensate for the higher voltages and currents of the Mapham 
C(Inverter as opposed to an integrated l:ircuit. The adjustments enabled Pspice to 
conduct transient analysis The REL TOL was foulld to be the most critical clement of 
the three options 
D. llARDWARE TEST STUDIES 
F igure 4.5 is the oscillosc()pe waveform of output voltage and inductor current 
of the celller-tapped supply Mapham C(Illverter constructed with design specifications, 
48 
described in Section 3, 5, for 60 H7. and a resistive load of 45_15 n At this sam e 
f requency, test studies were conducted on this circuit in the Power Systems Laboratory 
The load resistance was increased from 45, IS n to 23.2 n, Capacitance was increased 
from 500 to 700 I-lF, and inductance was increased from 6,75 to 12 .75 mH [n the case 
of load resistance vMiation, Figure 5,3 shows an advantageous feature of the converter 
In comparison with Figure 4,5, the output vollage waveform is virtually unchanged. 
Also, the inductor current waveforms, although simi lar in their peak value of 5_17 
Amps, show that the diode conduct~ mare cmrent under the lighter loaded condition of 
45 15 n Figure 5.4 shows that the increase in capacitaTKe increases the inductor 
current from 5, 17 to 756 Am ps, broadens the resonant frequency from 86.5 to 91 Hz, 
and increases the output voltage from 125 to 15 1. 5 Volts nns , In that the change in the 
f,lC ratio is rather small, a negligible change in distortion is observed, With an increase 
in load inductance, the expected result is a sl ight decrease in output voltage and 
inductor current. Figure 5,5 verifies the expected output wavcforms. Figures 5_6, 5 7, 
and 5.8 arc the PS pice simu lations with the same changes in R, C, and L. In 
comparison with Figure 4.5, the wavt!forms are not as accurate as the laboratory test 
studies for changes in load capacitance and load inductance_ Pigurc 5.7 does not clearly 
show the increase in output voltage and resonant frequency Likewise, Figure 5.8 docs 
not show the slight decreases in outpul voltage and inductor cunent 
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E. CONCLUSlQN 
In the constmction of the center-tapped supply Mapham converter in the Power 
Systems laboratory, hardware values were within 10% of design specifications . This 
elosc relation to the theoretical provided excelleot test results_ The test studies showed 
that there are still instances where PSpice computer simulation is not a viable sub~titllte 
for laboratory testing Resolution of the identified laboratory implementation issues 
will allow for test studies of the converter at much higher frequencies . 
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Figure 5.2 Construction of Two DC Sources for the t1apham Converter 
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R= 23.2Q 
Figure 5.3 OscillQ~cope WavetomH ofl o&! Re~i.,tance Variatio n (R "" 23 _20) 
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Figure 5.4 Oscilloscope Wavcfonns of Load Capacitance Variation (C = 700#) 
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L ~ 12.7Smll 
Fi~urc 5.5 Oscilloscope Wavefonn s of Load bductauce Variation (L = 12.7SmH) 
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- l~O ; 
Figure 5,6 PSpice Simulation of Load Resistao.cc Varialion (R = 23.20:) 
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Figure 5.7 PSpice Simulation of Load Capacit~nce Variation (C '" 700~F) 
57 
Figure 5.8 PSpice Simulation of Load Inductance Variation (L = 12.75mH) 
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VI. SERIES-CONNECTED MAPHAM COI'VERTER BV 
TRANSFORMER 
A. INTRODUC nON 
This chapter presents information concerning the series connection of the 
Mapliam bridge confi guration th rough an isolation tramfonner. The circuit topology, 
operation and voltage control are discussed. Furthermore, PSpice implementation of 
the circuit is introduced and implementation issues are detai led The chapter is 
concluded with a look at prospective fl lture research efforts 
R. SERIES-CONNECTED MAPllAM BRIDGES 
An electrical schematic of the series-connected Mapham bridge converter 
(SCMB) is given in Figure 6 _1_ Differences between tbis bridge converter and the 
original, Figure 4.8, include the series capac itance 2C3 and the isolation tlansfonnc r. 
The series capacitance protects the oonverter from a short circuit OD the high-frequency 
link and the transfonner is needed to account for mumal inductance between the tv.-a 
Mapham bridges 
In order to explain the o peration of the source converter the top bridge converter 
in Figure 6 _1 is considered . The switches in the bridge consist of a thyristor and a 
flyback diode. The thyristors II and T2 arc gated on together as is the pair 1'3 and T4 
The gate logic signals for the top and bottom bridges are g iven in Figure 6 .2. As 
shown, the gate logic signal for tbe T12 pair is d isplaced 7t radians from the T J4 pa il 
signal . Tbe duration of the gate signal is assumed tu be sufficient to guarantee tbat the 
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device turns all. As the device is a thyristor, it remains on unti l the current goes to 
zero. The firing and current flow aspect of the hridge is the same as the original 
Mapham bridge aforementioned in Chapter II 
In that the top and bottom bridge converters arc series connected through an 
isolation transformer. the converters are thus forced to interact and several modes of 
operation arc likely to occur; four valves conducting. six valves conducting, or eight 
valvc.~ conducting. A valve being either a thyristor or a flyback diode_ A functional 
representation oftbe SCMB converter is given in Figure 63 illustrating that the output 
voltages of the bridge converters add in series. The inductance Ll TUay represent suay 
inductance or the leakage inductance of the transformer 
Voltage control oftbe SCMB is accomplished by phase displacing the gating 
~ignals of the top and bottom bridge converters_ The phase displacement is illustrated 
in Figure 6.2 and the resultant phasor diagram is given in Figure 6.4. The angle ¢ is the 
angle in which the thyristor pair gate firing of the top converter differs from the 
thyristor pair gate fi ring of the bottom converter 
By controll ing ¢, the magnitude of the high-frequency link voltage may be 
controlled. As ¢ is increased, the link voltage will rlecrease_IRef 4, p. 7-1 1] 
C. PSPICE IMPLEMENTATION 
With the extreme difficulty ofsyncw-onizing four thyristors in the laboratory, 
the SClvlB , like the original Mapham bridge, was constructed in PSpice for analysis via 
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computer simuLation The SCMB w a;; constructed with the parauK-ters specified in 
Table 6.1 
Series Connected Mapham Bridge pararn.....,tlill 
Table 6.1 
IMPLEMENTATIU::,\ ISSUES 
All efforts to simulate this circuit at various frequencies in PSpice were 
unsuccessful Convergence errors occurred from simu lation of frequencies ranging 
from 60 Hz to I kHz. Errors in PSpice of this type indicate that the flyback diodes are 
not tuming-on properly_ Selection of various diodes in the Model Library produced no 
change in simulation results. MicroSi m expert, Brian Hirasuna, was contacted, hut he, 
too, was unable to resolve the issue 
D. t"UT URE RESEARCH 
With the diffi culty of pulse synchronization in the laboratory and the 
experienced diffi culty of simulation in P Spicc, future research can be conducted via 
another soft\.",are package (L e, ACSL), The researcher will require requisite knowledge 
on phase-controlled series-parallel resonant converters 
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Figure 6.2 Gate Logic Signals for the SCMI3 
Figure 6.3 Network Representation of the SCMB 
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Figure 6.4 Phasor Diagram of the SCMB OUtput Voltages 
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V1I. CONCl. Li SIONS 
The Mapham converter is a parallel output resonant conver1n Its capabilities 
include high-frequency operation with ncar-zero switching lusses, small volume and 
weight of components, and high effici ency . The converter was analyzed, simulated, 
and designed to pruvide a new approach to reducing the weight and size and cost of 
many 000 systems. Although the higher-frequency operation of the Maphanl 
converter was not achieved, the remaining objectives were demonstrated in this 
research effort An analytical representation of the Mapham converter was developed 
for both the center-tapped and bridge configurations. A r Spice model of the converter 
was designed, simulation oftbe model was demonstrated, and validation against 
hardware im plementation was conducted. A Mapham convertcr te~t bed was built in 
the Power Systems Laboratory and several studies were performed to evaluate the 
performance of the circuit 
The equipment available in the Power Systems Laboratory is limited in i~ 
ability to realize high-frequency switching circuits_ As a consequence, circu it tesling 
was constrained 10 the 60 Hertz range despite the obvious uti lity of higher frequency 
converters . In order for the gale pubes to be properly synchronized at higher 
frequencies, the researcher will need to specially desigo the fui ng circu itry for the 
thyristors . Fulure research will require requisite knowledge to handle the issues 
associated with electrically isolated firing circuits for th e thyristors 
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Dr. Mapham's work furthered the advancement of resonant converter 
technology in today's rapidly changing environment of power ckctronic~, but the uppcr 
frequency liJJJits of his converter remain undctcrmincd. Continued research will 
undoubtedly result in smaller, lighter, Ic% expensivc, and more reliahle power sy51ems 
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APPENDIX A MAPHAM CONVERTER DESIGN TABLE 
The table in this append ix is needed for design of the Mapham converter 
configurations 
TABLE A I Mapham Convener Design Tabk (L2fL = 20) 
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TAB LE A. I 
MAPHAM CONVERTER DESiGN DATA 
L,/L = 20 
.!~ [s~~ ~0: ¥,1GC: + ~F '+ , b to \t:!(; "R" ~ dLC 
5 0, 85 0,50 
CO 0.86 0, 70 
20 ., 8C O,re 
50 O,SE 0.80 
COO 0 80 0.82 
~ n 
8 1.tJ 0.,1 
1., L OS C.82 
'0 1.07 0.8 4 
:;0 1.08 0. 88 
0.90 
n ~ ~ n 
5 1, 30 0.60 toe 0.70 
CO 1.15 0. 80 0. 80 
"<0 L Or 0. 89 0.92 O. 8~ 
50 1.0 1 O.~ 0.86 
100 LOO 
~ n 
5 1 00 0.67 
" 
1.30 O.S' O.7'i 
20 1. 2 1 0.a3 0.81 
50 1.1 G 0.8] 
10') 1. 1 ~ 0. 83 
5 n n n 
w 1. 5~ 1.02 3.91 0. S8 
20 1.45 ~. 00 0. 6" 








1.1 10 l. OO 1. 9, ~. !! 0.fl6 0.68 20 1. 2~ L 98 0.82 0 . 7 2 
00 1.Jo L ga 0. 80 o. 7~ 
100 1.38 i.98 O.7€ 
",- Sig,,-i!ies no turn-ci: t i;-, .e for O " ~ Or "'ore cyd~s fr o<:", start up. [ReLl ) 
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